Endianness swap

SystemVerilog
,
2

In reply to UVM_learner6:

assign data_swapped = {<<8{data}};

See section 11.4.14 Streaming operators (pack/unpack) in the IEEE 1800-2017 SystemVerilog LRM.