Empty Range if left_bound>right_bound

SystemVerilog
,
3

In reply to dave_59:

Thanks, Dave for the reference. Apparently, I was not searching correct keywords. What are the tools’ expectations if they encounter such coding, Warnings, Fatal, etc?