Embeding SVA modules inside interfaces

SystemVerilog
4

Hello,

Thanks for your replies. I think my only solution is to turn the modules into interfaces.
This won’t solve all of my problem since I’m not sure how to pass signals through the interfaces hierarchy. I’ll dig into this.

Thanks!
BR