Elegant way to define range of bits

SystemVerilog
,
3

In reply to ben@SystemVerilog.us:

Thanks Ben,
but it seems the “let” construct is tightly coupled with the variable “v”.
I am looking for this range declaration to be agnostic of the variable name…
Just to be a range:
28:24