In reply to chr_sue:
Thanks for the reply. I suppose there would still be a one cycle delay between sampling valid and issuing ready. To react to an incoming valid with a ready in the same cycle, I suppose the clocking block shouldn’t be used, because that logic has to be combinatorial.