Effect of clocking block on uvm driver/monitor

UVM
,
17

In reply to rishikpillai90:

You do not specify the timing for the output. My recommendation for you is:

  clocking drv @(posedge clk)
    default input #1step;
    default output #1;
    input valid;
    output ready;
  endclocking