In reply to Subrahmanyam:
please provide with full assertion code for comparing output and input data of the DUT with 2 clock cycle
In reply to Subrahmanyam:
please provide with full assertion code for comparing output and input data of the DUT with 2 clock cycle