Verification Academy
Don't cares compare
SystemVerilog
SystemVerilog
moshiko
May 3, 2022, 3:26pm
3
In reply to
moshiko
:
Nevermind,
I found the solution, replacing case with casex
Thanks!
show post in topic