Does UVM contains any program block?

In reply to mitesh.patel:

The SV program construct does not allow to instantiate inside any component. For this reason it is not the best choice for strting the test you want to execute. Instead use a top level module instantiating there your DUT, the SV interface and the test class.
Race conditions can be avoided by using clocing blocks or inserting special logic.