$display

SystemVerilog
,
13

In reply to dave_59:
Hi Dave,
Sorry for asking in this thread. I just wanted to know how does the following code print 311


module dummy();
    initial 
      $display(2'b11,2'd11,2'h11);
endmodule