Verification Academy
Disadvantage of logic
SystemVerilog
logic
,
SystemVerilog
bachan21
March 22, 2021, 4:27am
3
In reply to
hsam
:
So are you saying that logic makes computation harder (there by less speed)?
show post in topic