Difference between SystemVerilog 3.1a LRM by Accellera and IEEE Standard for SystemVerilog

[sbellock]

3.1a is a historical document that should be in a museum to be observed with curiosity. You shouldn’t implement a simulator from it, or write SystemVerilog code against it.