Verification Academy
Difference between onehot() and onehot0()
SystemVerilog
system-verilog-assertions-past-stable
,
SystemVerilog
,
assertion
dave_59
May 5, 2022, 8:49pm
4
In reply to
UVM_learner6
:
It seems that it is clear to you.
show post in topic