Difference between nettype and "wire logic"

SystemVerilog
,
4

In reply to sivaj:

There is an example at the end of section 6.6.7 User-defined nettypes that sums the value from multiple real drivers