Difference between input and wire clock to an interface

SystemVerilog
,
2

In reply to rraa:

I cannot make any sense of your question. Can you add some code examples that back up what you are trying to ask?