Verification Academy
Difference between assume and assert statement?
SystemVerilog
SystemVerilog
rakeeee
January 10, 2013, 10:10pm
3
Hi Dave,
thansks for ur reply. Can u please elaborate on the same?
Rakesh
show post in topic