Why does the system verilog forever loop need a delay time inside it?
In reply to Sadman21:
It does not need a delay. Just realize the simulation time will not advance until there s nothing left to do at the current timestep. If you enter any kind of loop with no delays or process blocking statement, you will be stuck at that tilmestep until you get out of that loop, or some statement blocks the process.