Delay a signal by a certain period and also get the opposite polarity of the signal as output?

SystemVerilog
,
3

Thankyou!
I am using System Verilog to write the RTL. And we cannot use #100ms in the RTL code. Would there be a way to realize this in RTL?

thanks in advance,