Verification Academy
Define integer range in Systemverilog
SystemVerilog
SystemVerilog
dave_59
March 23, 2018, 2:41pm
4
In reply to
moustafaali
:
integer cntr; assert #0 (cntr inside ([0:20]);
show post in topic