Define integer range in Systemverilog

In reply to moustafaali:

bit [4:0] cntr;