Verification Academy
Define integer range in Systemverilog
SystemVerilog
SystemVerilog
Jeff_Chen
March 23, 2018, 8:11am
2
In reply to
moustafaali
:
bit [4:0] cntr;
show post in topic