In reply to obd_00:
It would help to show the code you have trouble with and the syntax error you are getting.
By instantiation, do you mean the line that call for the construction of an object (create()?
Verilog and SystemVerilog require that all identifiers be declared before they can be referenced. This requirement comes in to play when trying to resolve hierarchical references.