Data width is 128 bits but only LSB 32-bits are valid

[Subrahmanyam]

In reply to voraravi:

I would say it should be == rather than <= …

``` verilog

constraint awsize_c {awsize == 2;}
constraint arsize_c {arsize == 2;}