In reply to logie:
I think was are saying the same thing. But I’ll add that SystemVerilog has no built-in concept of owner relationships. A class object has no knowledge of which object created it unless the user defines a database structure that contains that information, which is what uvm_component does.