In reply to antonio92m:
If you are using Questa you can find an example in the Questa installation path
…/mixedlang/bind_example
I’d like correct you with your wording: You can bind a SV module/interface to a VHDL component.
It appears in the design browser as the VHDL component contains this SV module. But it ‘appears’ only.