Covergroups inside VHDL code

UVM
4

In reply to antonio92m:

Could anyone please help me to find a link or some place to find extra info about how to use bind within VHDL?

Thanks!!