Covergroups inside VHDL code

In reply to antonio92m:

The bind construct privides you an adapter to internal DUT signals. In the toplevel module you can connect this to a second interface which you can be pass with the uvm_config_db through the class-based testbench. There is nothing magic. It is very simple.This the reason why you do not find articles relating to the bind.