Controller FSM Outputs are all don't care values

SystemVerilog
, ,
7

In reply to graeme_jessiman:

Yes, it works correctly on the website you posted. However, the same code doesn’t work for me. Why is that? I’m using Modelsim PE Sudent Edition 10.4a