Constraint

SystemVerilog
1

How can I write a constraint for generating a random numbers with 8 bits should be high and remaining bits should be low outof 32 bits

2

In reply to harinathdigital@gmail.com:
https://verificationacademy.com/forums/systemverilog/random-constraint-rand-bit-2550-foo.#reply-42403