Verification Academy
Constraint random variable
SystemVerilog
rand-and-randc
,
SystemVerilog
,
byte-signed-within-range
ShashankGurijala
July 5, 2022, 8:20pm
2
In reply to
basilleaf
:
rand byte unsigned data; constraint c1 {data == 32'h1;}
show post in topic