Verification Academy
Constraint for one hot encoded vectors in SV
SystemVerilog
SystemVerilog
dave_59
February 5, 2019, 5:12am
9
In reply to
rag123
:
The limit for randc is simulator specific.
show post in topic