Constraint for one hot encoded vectors in SV

SystemVerilog
17

In reply to dave_59:

Hello Dave,

Using systemfunctions inside constraints is not supported yet by my simulator. Is there any other way of doing it??