Verification Academy
Constraint for a random variables
SystemVerilog
SystemVerilog
,
systemverilog-constraint
,
dist
,
randomization
Chandra_Shekar_N
March 12, 2020, 3:08pm
3
In reply to
n347
:
It’s working. Thanks a lot.
show post in topic