Constraint for 32 bit addr to be different than prev addr by 2 bits

SystemVerilog
,
2

Hi,

What do you see as output ?

I think you have added constraint to have 2 bits position different than last address but there is no constraint on other bits so they will be random (same or different). Do you expect to have other bits random ?

Thanks