Constrain sum of elements in an array

SystemVerilog
, ,
16

In reply to muneebullashariff:

Can you think of a solution that should have worked?