Conflict of initial blocks

SystemVerilog
,
2

In reply to Sanjeeva Dinesh:

Based on SystemVerilog scheduling semantics, signal_1 can be 0 or 100 which depends on the order of executing.