Verification Academy
Conditional assertion inside a module scope
SystemVerilog
System-Verilog
,
SystemVerilog
,
assertion
bachan21
October 5, 2023, 11:09pm
7
In reply to
dave_59
:
Thanks Dave. This will pretty much work for me.
show post in topic