Concerning the "assign" statement

SystemVerilog
3

Yes, I happen to have missed seeing the “assign” keyword in the syntax part in 10.3 (continuous assignments)

But why does the blocking continuous assignment raise an error ?

a = b[14:12]