Concatenation in `define function in system verilog

SystemVerilog
8

In reply to venkateshla:

No. Macros are simple text replacement before any SystemVerilog code gets parsed. Your macro will produce NUMBER_num.