Concatenation in `define function in system verilog

In reply to venkateshla:

Use a different simulator or contact your tool vendor directly for support.