Verification Academy
Concatenation in `define function in system verilog
SystemVerilog
SystemVerilog
dave_59
February 13, 2023, 5:07pm
6
In reply to
venkateshla
:
Use a different simulator or contact your tool vendor directly for support.
show post in topic