Concatenation in `define function in system verilog

In reply to dave_59:
Hi Dave,

Are there any other options to do the concatenation and use that concatenated one as module name in module instantiation like above. As this procedure is not working in one of simulator.