Concatenation in `define function in system verilog

In reply to venkateshla:

Your code works on 3 out of 4 tools on EDAPlayground.

This Mentor/Siemens EDA sponsored public forum is not for discussing tool specific usage or issues. Please read your tool’s user manual or contact your tool vendor directly for support.