Compilation Issue from define in package

SystemVerilog
2

Compiler directives do not belong to any scopes. The are preprocessed before compilation. Use a parameter or typedef instead.

parameter ADDR_WIDTH = 20;
typedef bit [19:0] ADDR_t;