In reply to m_v:
“how do you know that the master driver has driven the address and data correctly into the interface?”
Those all sound like parts of your testbench. Are you trying to verify them, or the design? Are you modeling the memory with VIP? Most VIPs will have a backdoor API to read values. Don’t make yet another memory model in your sequence.