Clocking block issue

SystemVerilog
,
4

In reply to nnn314:

Thanks so much: so what I believe your TREADY signal is driven ? if so then you have your CB and the DUUT driving it. Just let me know first I need more hints about the logic. Regards