Clocking block issue

SystemVerilog
,
3

In reply to Rsignori92:

Hey again, thanks for replying, you are absolutely right.

Fixed my code.