Verification Academy
Clock precision setting
SystemVerilog
clock
,
SystemVerilog
bachan21
March 5, 2021, 9:05am
8
In reply to
dave_59
:
`timescale 1ns/1ns time t =39.6; $display(t);
This code will return 40, right?
show post in topic