Clock generation through UVC

Hi Everyone,

The solution for controlling one clock looks fine. Lets say my clock generator block has multiple clocks(like 10 different clocks) in different interfaces. How can I control those clocks from my test bench to start/stop or any other event has occurred at any point of time?

Thanks,
Anudeep