Verification Academy
Clock Frequency Checker
SystemVerilog
SystemVerilog
,
clock-frequency
SagarWakle
February 23, 2021, 6:30am
11
Why is '1 required in SV assertion while checking frequency?
show post in topic