Verification Academy
Circular shift constraint
SystemVerilog
System-Verilog
,
constraint-randomization
,
SystemVerilog
Akhil_Mehta
September 18, 2022, 5:10am
3
In reply to
dave_59
:
I should not see output like ‘10000001’ or ‘11000011’ or ‘01111110’
show post in topic