Verification Academy
Checking whether signal is asserted for minimum clock cycles
SystemVerilog
SystemVerilog
,
assertion
user49
August 11, 2015, 4:47pm
11
In reply to
Srini @ CVCblr.com
:
Should work.
show post in topic